ASIC Engineering Design Verification Leader

Cisco is hiring a ASIC Engineering Design Verification Leader. It is a full-time remote role, with candidates based in Pune, India. The position sits within eng. Relevant skills for this role include SystemVerilog, Python, C, FPGA, Ethernet. Use the Apply button below to read the complete job description, responsibilities, and requirements on the original posting, then submit your application.